Isap v2.0

Christoph Dobraunig¹,², Maria Eichlseder², Stefan Mangard², Florian Mendel³, Bart Mennink¹, Robert Primas² and Thomas Unterluggauer²

¹ Digital Security Group, Radboud University, Nijmegen, The Netherlands
² Graz University of Technology, Graz, Austria
³ Infineon Technologies AG, Neubiberg, Germany
https://isap.iaik.tugraz.at
isap@iaik.tugraz.at

Abstract. We specify Isap v2.0, a lightweight permutation-based authenticated encryption algorithm that is designed to ease protection against side-channel and fault attacks. This design is an improved version of the previously published Isap v1.0, and offers increased protection against implementation attacks as well as more efficient implementations. Isap v2.0 is a candidate in NIST’s LightWeight Cryptography (LWC) project, which aims to identify and standardize authenticated ciphers that are well-suited for applications in constrained environments. We provide a self-contained specification of the new Isap v2.0 mode and discuss its design rationale. We formally prove the security of the Isap v2.0 mode in the leakage-resilient setting. Finally, in an extensive implementation overview, we show that Isap v2.0 can be implemented securely with very low area requirements.

Keywords: Authenticated encryption · NIST LWC · Leakage resilience · Sponges

1 Introduction

Ever since the publication of side-channel and fault attacks [Koc96, KJJ99, BDL97, BS97] it has become evident that implementations of cryptographic schemes cannot be considered as a black box, especially in scenarios where an attacker has physical access to the device performing a cryptographic task. However, restricting the access to devices performing cryptographic tasks provides a considerable limitation on the applications in which cryptography can be used at all. As a consequence, shortly after the introduction of side-channel and fault attacks, countermeasures that harden the implementations of cryptographic primitives, such as masking [GP99, CJRR99], have been introduced.

However, cryptographic primitives like the AES [DR02] as well as ARX-based primitives [Ber08, Nat15a] turned out to be costly to protect against implementation attacks, especially considering (higher-order) masking against (higher-order) side-channel attacks. As a consequence, primitives have been introduced that allow for more efficient masking, such as the blockciphers Noekeon [DPVR00], PICARO [PRC12], Zorro [GNPS13], Robin, or Fantomas [GLSV14] or the permutations used in Ascon [DEMS16], Keccak [BDPV11, Nat15b], or Xoodoo [DHVV18]. Likewise, dedicated modes for symmetric encryption have been introduced that reduce the requirements for countermeasures on the primitive level for protection against side-channel attacks. These modes typically fall in the categories of leakage-resilient cryptography [DP08] or fresh re-keying [MSGR10].

Inspired by these research directions, Isap v1.0 was designed and published at ToSC 2017 [DEM⁺17], introducing an authenticated encryption scheme focusing on the protection against side-channel attacks. Isap v1.0 is an encrypt-then-MAC [BN00, KJJR11] scheme utilizing the sponge construction [BDPV07, BDPV08]. It combines a sponge-based stream
cipher with a suffix keyed sponge acting as MAC in a specific way to provide resistance against side-channel attacks. In particular, both parts derive session keys in a GGM-tree-like [GGM86] manner (similar to [TS14]) in order to harden this key derivation against side-channel attacks. All ingredients combine to a nonce-based authenticated encryption scheme that provides protection against (higher-order) differential power analysis without the need for (higher-order) masking.

1.1 Contributions
In this paper, we present the improved version Isap v2.0. Its specification is given in Section 2. Isap v2.0 retains Isap v1.0’s outstanding properties with respect to side-channel protection, but the mode differs subtly from Isap v1.0 so as to achieve increased protection against other implementation attacks. Additionally, Isap v2.0 introduces new, more efficient instantiations. The rationale of Isap v2.0 and its improvements over Isap v1.0 are detailed in Section 3. In this paper, unless stated otherwise, Isap always refers to Isap v2.0.

The main design goal of Isap v2.0 is to provide out-of-the-box robustness against certain types of implementation attacks while allowing to add additional defense mechanisms at low cost. This is essential whenever cryptographic devices are deployed in locations that are physically accessible by potential attackers – a typical scenario in IoT (Internet of Things) applications. Secure software and firmware updates on such devices in particular are both crucial and challenging.

The Isap mode of operation can be instantiated with any suitable permutation. We propose four instantiations of Isap v2.0 (see also Subsection 2.2): two based on the 400-bit permutation Keccak-p[400] [BDPV11, Nat15b], and two based on the 320-bit permutation used in Ascon [DEMS16, DEMS19], which has recently been selected as first choice for the use case of lightweight applications (resource constrained environments) in the final CAESAR portfolio [CAE14]. The security claims corresponding to these four instantiations are summarized in Subsection 2.3. Note that by implementing either of the two permutations, other cryptographic functionalities can be realized with minimal implementation overhead, including hashing [BDPV11, DEMS19].

Whereas Isap v1.0 was published without a formal security proof, we complement this paper with a proof of security in the leakage-resilient setting for Isap v2.0. Although the robustness of the Isap mode against implementation attacks is rather intuitive (see Section 3), formally proving so turns out to be subtle. The reason for this is that Isap is built of a sponge-based stream cipher with a suffix-keyed sponge, both of which are, from a generic perspective, modes with structurally different properties. The leakage resilience of these two components has recently been investigated by Dobraniug and Mennink [DM19a, DM20]. In Section 4, we show how these two disjoint leakage resilience results seamlessly fuse together to leakage resilience of the Isap mode.\(^1\)

In Section 5, we provide an extensive implementation overview for all instances of Isap. For instance, we demonstrate that one can implement the Ascon-based instance Isap-A-128a in software to process long messages with up to 21.9 cycles/byte on modern desktop CPUs. We furthermore investigate the cost of hardware implementations, and demonstrate, e.g., that protected implementations are possible with area below 14 kGE.

We finalize Section 5 by discussing various aspects of implementation security and the possibility of online implementations.

1.2 Novelty Compared with Previously Published Work
We briefly summarize the novelty of this work compared to previous related publications.

\(^1\)On a related note, Guo et al. [GPPS19] independently constructed a security argument for Isap.
• Specification: ISAP v1.0 was first published in [DEM+17]. ISAP v2.0 updates this specification in numerous aspects in order to improve the protection against a wider range of implementation attacks including fault attacks, as we summarize in Section 3. ISAP v2.0 is a candidate in the NIST LightWeight Cryptography (LWC) project [DEM+19], but was not published elsewhere.

• Security proof: ISAP v1.0 was published without a formal proof. In this paper, we prove the security of ISAP v2.0 in a leakage-resilient setting. A preliminary version of the proof given in Section 4 has appeared as a workshop record without proceedings [DM19b].

• Implementation: Section 5 includes new implementation results. We created optimized implementations for all ISAP instantiations and for various platforms ranging from high-end 64-bit CPUs to low-end 32-bit microprocessors. We also discuss the implications of implementing ISAP in an online instead of a two-pass fashion.

1.3 Related Work

The area of leakage resilient cryptography [DP08] popularized the idea of designing modes of operation that provide some resilience against side-channel attacks. For a long time, the majority of leakage-resilient constructions were based on (tweakable) block ciphers [Pic09, DP10, YSPY10, FPS12, MSJ12, SPY13, PSV15, MSNF16, BPPS17, BGP+19, GSWY20]. However, recently, the focus of leakage-resilient cryptography also started to include permutation-based constructions [DM19a, DM20, GPPS19]. A direction with a similar goal is fresh re-keying [MSGR10], which brought forward many schemes [MPR+11, BDH+14, DKM+15, DFH+16] and served as motivation to start designing ISAP v1.0 [DEM+17]. Around the publication of ISAP v1.0, several other papers appeared that also focus on authenticated encryption that provides increased resistance against side-channel attacks [BPPS17, BMOS17].

Clearly, the concept of authenticated encryption predates the constructions mentioned before. The first concepts that provided authentication and encryption where typically so-called generic compositions that combine an encryption scheme and a message authentication code (MAC) in one way or another [BN00, Kra01]. More efficient constructions that provide authenticated encryption were introduced by Jutla [Jut01, Jut08]. Later, Rogaway [ Rog02] introduced the notion of authenticated encryption with associated data. The research in authenticated encryption led to a competition called CAESAR [CAE14]. Recently, the final portfolio of CAESAR was announced, which includes the authenticated encryption schemes Ascon [DEMS16] and ACORN [Wu15] recommended for lightweight applications, AEGIS-128 [WP16] and OCB [KR16] for high-performance applications, and Deoxys-II [JNPS16] and COLM [ABD+16] for defense in depth.

2 Specification of ISAP

ISAP is a family of permutation-based authenticated encryption schemes. The ISAP instances are parameterized by the security parameter $k$, which defines the cryptographic security level of $k$ bits, as well as a set of permutations with different round numbers. The authenticated encryption algorithm $E$ gets as input a key $K \in \{0, 1\}^k$, a nonce $N \in \{0, 1\}^k$, associated data $A \in \{0, 1\}^*$, and a message $M \in \{0, 1\}^*$. It outputs a ciphertext $C \in \{0, 1\}^{|M|}$ and a tag $T \in \{0, 1\}^k$, where $|M|$ denotes the bitlength of $M$. The decryption algorithm $D$ takes $K$, $N$, $A$, $C$, and $T$, and returns either the message $M$ or an error $\perp$. 
2.1 Mode

Authenticated encryption $\mathcal{E}$ and authenticated decryption $\mathcal{D}$ are described in Algorithm 1 and 2. Isap is an encrypt-then-MAC design, where the same $k$-bit key is used for encryption and message authentication. The encryption IsapEnc is specified in Algorithm 3 and the message authentication IsapMAC in Algorithm 5. Both functions internally use a re-keying function IsapRK, which is specified in Algorithm 4. The three functions are specified in more detail below.

In these algorithms, $p_H, p_B, p_E, p_K$ denote permutations updating an $n$-bit state $S$. Their instantiations are further elaborated on in Subsection 2.2.

The instances are further parameterized by two rate values $r_H$ and $r_B$. The rate $r$ defines how the state $S$ is split into an $r$-bit outer part $S_r$ and a $c$-bit inner part $S_c$ as $S = S_r || S_c = [S]^r || [S]_c$, where $c = n - r$, $||$ denotes concatenation of bitstrings, $[S]^r$ denotes the first (most significant) $r$ bits of bitstring $S$, and $[S]_c$ denotes the last (least significant) $c$ bits of bitstring $S$. Rate $r_H$ is applied for states in the unkeyed sponge and in the keyed sponge that are unlikely to be evaluated more than once for different outer parts with a fixed inner part, which means that $r_H$ may be reasonably large. Rate $r_B$ is applied for states in the keyed sponge that may be evaluated more than once, which means that we must bound the amount of leakage by limiting the total number of evaluations that may be made for that state. In each of the members of Isap, we set $r_H = n - 2k$, $c_H = 2k$ and $r_H = 1$, $c_H = n - 1$ (see also Table 1).

2.1.1 Re-Keying with IsapRK

The re-keying function IsapRK is called by IsapEnc and IsapMAC to generate session keys $K^*_E$ and $K^*_A$ to perform encryption and authentication, respectively. The function gets as input a $k$-bit key $K$, a $k$-bit string $Y$, a constant $IV$, and an output size $z$, where

$$(IV, z) = \begin{cases} (IV_{KE}, n - k), & \text{if called by IsapEnc}, \\ (IV_{KA}, k), & \text{if called by IsapMAC}, \end{cases}$$

and transforms these into a subkey $K^*$ of size $z$ bits. The function is described in Algorithm 4 and illustrated in Figure 1a. It is instantiated using permutations $p_K$ and $p_B$: $p_K$ is called in the beginning (to process the master key $K$) and at the end (to generate subkey $K^*$), and $p_B$ is called for all intermediate duplexes using a very small rate $r_B$.

2.1.2 Encryption with IsapEnc

Encryption is performed by using the keyed sponge construction in streaming mode, with the notable difference that, first, IsapRK is called to generate a subkey $K^*_E$. IsapEnc gets as input a $k$-bit key $K$, a $k$-bit nonce $N$, and an arbitrarily large message $M$, and generates a ciphertext $C$ of size $|M|$. The function is described in Algorithm 3 and Figure 1b. It first calls IsapRK for encryption using the constant initial value $IV = IV_{KE}$ and $z = n - k$ in order to derive an $(n-k)$-bit subkey $K^*_E$. Once this subkey is generated, a regular sponge-based streaming mode using permutation $p_E$ is evaluated at high rate $r_H$.

IsapEnc is a streaming mode, so decryption is identical with the roles of $M, C$ swapped.

2.1.3 Authentication with IsapMAC

For message authentication, we use a sponge-based hash function to build a suffix-MAC. IsapMAC gets as input a $k$-bit key $K$, a $k$-bit nonce $N$, arbitrarily large associated data $A$, and arbitrarily large ciphertext $C$, and it outputs a tag $T$ of size $k$ bits. The function is described in Algorithm 5 and Figure 1c. It starts by initializing the state as $N || IV_A$ and absorbing the non-secret inputs $(A, C)$ in plain sponge mode using permutation $p_H$ with
high rate $r_H$. Note that domain separation between $A$ and $C$ is performed using the XOR of a single bit ‘1’ to the inner part of the state. The resulting state $S$ is then split into a $k$-bit value $\lceil S \rceil_k$ and an $(n-k)$-bit value $\lfloor S \rfloor_{n-k}$. The value $\lceil S \rceil_k$ is fed as input string to IsapRK to generate a subkey $K^*_A$, and a final call to the permutation $p_H$ is made on input $K^*_A \parallel \lfloor S \rfloor_{n-k}$ to obtain the $k$-bit tag $T$.

For verification, the tag $T'$ is re-computed in the same way from the received nonce $N$, associated data $A$, and ciphertext $C$, and compared with the received tag $T$.

![Diagram of Isap authenticated encryption](image)

Figure 1: Isap authenticated encryption

### 2.2 Instantiation

Isap is instantiated with either the well-analyzed 400-bit permutation Keccak-$p[400]$ [BDPV11,Nat15b] or the well-analyzed 320-bit permutation used in Ascon [DEMS16,DEMS19]. In total, we specify four instances, which are summarized in Table 1. For each of these instances, we specify the number of rounds of the permutations: $s_H, s_B, s_E, s_K$ for permutations $p_H, p_B, p_E, p_K$, respectively. All four instances have security level $k = 128$. We provide a short description of the two permutations in Subsection A.1 and A.2.

The initial values $IV_A$, $IV_{KA}$, and $IV_{KE}$, which serve as domain separation between the different algorithms, are specified in Table 2. They are defined as the concatenated 8-bit integer values of all relevant parameters of the instance, plus a constant for the role of each IV. The initial values are then padded with zeros until they reach the required length of $n-k$ bits. For Isap-K-128 and Isap-K-128a, the resulting IVs have a length of 272 bits, while those for Isap-A-128 and Isap-A-128a are 192 bits long.
Algorithm 1 $E(K,N,A,M)$

Input: key $K \in \{0,1\}^k$,
nonce $N \in \{0,1\}^k$,
associated data $A \in \{0,1\}^*$,
ciphertext $M \in \{0,1\}^*$

Output: tag $T \in \{0,1\}^k$

Encryption
$C \leftarrow \text{IsapEnc}(K,N,M)$

Authentication
$T \leftarrow \text{IsapMAC}(K,N,A,C)$
return $C,T$

Algorithm 2 $D(K,N,A,C,T)$

Input: key $K \in \{0,1\}^k$,
nonce $N \in \{0,1\}^k$,
associated data $A \in \{0,1\}^*$,
ciphertext $C \in \{0,1\}^*$,
tag $T \in \{0,1\}^k$

Output: plaintext $M \in \{0,1\}^*$, or error ⊥

Verification
$T' \leftarrow \text{IsapMAC}(K,N,A,C)$
if $T \neq T'$ return ⊥

Decryption
$M \leftarrow \text{IsapEnc}(K,N,C)$
return $M$

Algorithm 3 $\text{IsapEnc}(K,N,M)$

Input: key $K \in \{0,1\}^k$,
nonce $N \in \{0,1\}^k$,
message $M \in \{0,1\}^*$

Output: ciphertext $C \in \{0,1\}^{|M|}$

Initialization
$M_1 \ldots M_t \leftarrow \text{rH-bit blocks of } M^{|M| \text{mod rH}}$
$K_0 \leftarrow \text{IsapRK}(K,N,IV_{KE},n-k)$
$S \leftarrow K_0 \parallel N$

Squeeze
for $i = 1, \ldots, t$
do
$S \leftarrow p_k(S)$
$C_i \leftarrow S_{rH} \oplus M_i$
$C \leftarrow \{C_1 \ldots \parallel C_t\}^{|M|}$
return $C$

Algorithm 4 $\text{IsapRK}(K,Y,IV,z)$

Input: key $K \in \{0,1\}^k$,
string $Y \in \{0,1\}^k$,
constant $IV \in \{IV_{KE}, IV_{KA}\}$,
output size $z \in \{n-k,k\}$

Output: session key $K^* \in \{0,1\}^z$

Initialization
$Y_1 \ldots Y_w \leftarrow \text{rH-bit blocks of } Y^{|Y| \text{mod rH}}$
$S \leftarrow K \parallel IV$
$S \leftarrow p_k(S)$

Absorb
for $i = 1, \ldots, w - 1$
do
$S \leftarrow p_k((S_{rH} \oplus Y_i) \parallel S_{rH})$
$S \leftarrow p_k((S_{rH} \oplus Y_w) \parallel S_{rH})$

Squeeze
$K^* \leftarrow \{S\}^z$
return $K^*$

Algorithm 5 $\text{IsapMAC}(K,N,A,C)$

Input: key $K \in \{0,1\}^k$,
nonce $N \in \{0,1\}^k$,
associated data $A \in \{0,1\}^*$,
ciphertext $C \in \{0,1\}^*$

Output: tag $T \in \{0,1\}^k$

Initialization
$A_1 \ldots A_s \leftarrow \text{rH-bit blocks of } A^{|A| \text{mod rH}}$
$C_1 \ldots C_t \leftarrow \text{rH-bit blocks of } C^{|C| \text{mod rH}}$
$S \leftarrow N \parallel IV_{KA}$
$S \leftarrow p_k(S)$

Absorbing Associated Data
for $i = 1, \ldots, s$
do
$S \leftarrow p_k((S_{rH} \oplus A_i) \parallel S_{rH})$
$S \leftarrow S \oplus (0^{n-1} \parallel 1)$

Absorbing Ciphertext
for $i = 1, \ldots, t$
do
$S \leftarrow p_k((S_{rH} \oplus C_i) \parallel S_{rH})$

Squeezing Tag
$K_0 \leftarrow \text{IsapRK}(K,\{S\}^k,IV_{KA},k)$
$S \leftarrow p_k(K_0 \parallel \{S\}^{|S|-k})$
$T \leftarrow \{S\}^k$
return $T$
Table 1: Recommended parameter configurations for Isap.

<table>
<thead>
<tr>
<th>Name</th>
<th>Permutation</th>
<th>Security level</th>
<th>Bit size of</th>
<th>Rounds</th>
</tr>
</thead>
<tbody>
<tr>
<td>Isap-K-128A</td>
<td>Keccak-p[400]</td>
<td>128</td>
<td>400</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>144</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Isap-A-128A</td>
<td>Ascon-p</td>
<td>128</td>
<td>320</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>64</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Isap-K-128</td>
<td>Keccak-p[400]</td>
<td>128</td>
<td>400</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>144</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Isap-A-128</td>
<td>Ascon-p</td>
<td>128</td>
<td>320</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>64</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>12</td>
</tr>
</tbody>
</table>

Table 2: Initial values for Isap instances in hex notation.

<table>
<thead>
<tr>
<th>ISAP</th>
<th>IV_A</th>
<th>IV_KA</th>
<th>IV KE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>01 80 9001</td>
<td>02 80 9001</td>
<td>03 80 9001</td>
</tr>
<tr>
<td>Isap-K-128A</td>
<td>10010808 00*</td>
<td>10010808 00*</td>
<td>10010808 00*</td>
</tr>
<tr>
<td>Isap-A-128A</td>
<td>00 00 0000</td>
<td>00 00 0000</td>
<td>00 00 0000</td>
</tr>
<tr>
<td>Isap-K-128</td>
<td>14001001 00*</td>
<td>14001001 00*</td>
<td>14001001 00*</td>
</tr>
<tr>
<td>Isap-A-128</td>
<td>00 00 0000</td>
<td>00 00 0000</td>
<td>00 00 0000</td>
</tr>
</tbody>
</table>

2.3 Security Claims

All Isap family members provide 128-bit security against cryptographic attacks in the notion of nonce-based authenticated encryption with associated data (AEAD): they protect the confidentiality of the plaintext (except its length) and the integrity of ciphertext including the associated data (under adaptive forgery attempts). See also Table 3. Note that, as usual, a security loss by a small constant factor is expected.

Table 3: Security claims for recommended parameter configurations of Isap.

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Security in bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Confidentiality of plaintext</td>
<td>128</td>
</tr>
<tr>
<td>Integrity of plaintext</td>
<td>128</td>
</tr>
<tr>
<td>Integrity of associated data</td>
<td>128</td>
</tr>
<tr>
<td>Integrity of nonce</td>
<td>128</td>
</tr>
</tbody>
</table>

In order to fulfill the security claims stated in Table 3, implementations must ensure that the nonce is never repeated for two encryptions under the same key, and that the decryption process is only started after successful verification of the final tag. Except for the single-use requirement, there are no constraints on the choice of the nonce. It is possible to use a simple counter. It is beneficial that a system or protocol implementing the algorithm monitors and, if necessary, limits the number of tag verification failures per key. After reaching this limit, the decryption algorithm rejects all tags. Such a limit is not required for the security claims above, but may be reasonable in practice to increase the
robusness against certain implementation attacks.

All algorithms are designed to achieve practical security against recovery of the secret master key by passive side-channel attacks assuming an implementation that is secured against simple power analysis (SPA) including template attacks. Furthermore, ISAP is designed to improve robustness against other implementation attacks, including certain fault attacks.

3 Rationale

The main goal of ISAP v1.0 [DEM+17] was to provide protection against differential power analysis (DPA) [KJJ99]. For ISAP v2.0 [DEM+19], we provided several modifications on the mode to achieve additional robustness against other implementation attacks, such as fault attacks.

To achieve robustness against DPA, ISAP v1.0 and ISAP v2.0 incorporate a re-keying approach [MSGR10] in an efficient encrypt-then-MAC [BN00,KJJR11] scheme. While simple re-keying of both a MAC and an encryption scheme can only provide side-channel robustness for the encryption process, our scheme achieves side-channel robustness for multiple decryptions as well. Namely, the verification provides security of the decryption part in case of maliciously modified ciphertexts, while the MAC is protected by making its session key depend on the authenticated message itself.

The most significant difference of ISAP v2.0 versus ISAP v1.0 lies in the absorption of the nonce $N$ during ISAPENC. In ISAP v2.0, we decided to make the re-keying performed during ISAPENC hard to invert by overwriting part of the state with the nonce $N$. The change is clearly visible in Figure 1b: one can consider ISAPRK to serve as re-keying function for a plain sponge-based stream cipher execution with key input $K^*E || N$. The change implies that an attacker who is able to recover the state during the generation of the keystream cannot recover the master key $K$. As a result, neither the knowledge of the session key $K^*A$ nor of the session key $K^*E$ leads to a recovery of the master key $K$. This change results in an increased robustness of ISAP v2.0 against active implementations attacks like Differential Fault Analysis (DFA) [BS97], Statistical Fault Attacks (SFA) [FJLT13,DEK+16], or Statistical Ineffective Fault Attacks (SIFA) [DEK+18,DMMP18,DEG+18].

Other changes include the use of a single key for both ISAPMAC and ISAPEnc instead of two independent keys. This has the advantage that less key material has to be stored than before. Furthermore, as ISAP is a mode of operation that can be instantiated with any suitable permutation, we specify additional instances that use the 320-bit permutation of Ascon [DEMS16], which has recently been announced as the first choice for the use case of lightweight applications (resource constrained environments) in the final CAESAR portfolio [CAE14]. Compared to Keccak-p[400], Ascon-p maintains a smaller state size and is furthermore better suited for implementation on modern 64-bit CPUs.

4 Security of the ISAP Mode

In essence, the components of ISAP follow two different permutation-based design strategies. ISAPRK and ISAPEnc are instances of a keyed duplex that initialize the state with a key and subsequently evolve the state by duplexing calls with extraction or absorption. The function ISAPMAC, on the other hand, first absorbs data and finalizes the state with a key.

In two recent articles, Dobraunig and Mennink (DoMe) set out to perform a leakage resilience analysis of these two components. In [DM19a], DoMe proved leakage resilience of the generalized keyed duplex mode. This mode in particular covers ISAPRK and the stream encryption within ISAPEnc. DoMe showed how these two can be combined
to obtain confidentiality of a variant of ISAP [DM19a, Section 7]. In [DM20], DoMe introduced and formalized the suffix keyed sponge and proved its leakage resilience. The authentication part of ISAP, ISAPMAC, is a special type of suffix keyed sponge. These two works [DM19a, DM20] lead to the leakage resilience of ISAP, with two caveats:

1. The demonstration of how the duplex can be used to achieve confidentiality in [DM19a] is slightly different from how ISAP performs encryption. The composition has yet to be described in detail.

2. The security proof of the suffix keyed sponge abstracts the key absorption. In ISAP, this key absorption is done by ISAPRK, which is also called by ISAPEnc. This means that we cannot directly conclude security of ISAP from the disjoint results of [DM19a] and [DM20], but the combination must be spelled out.

Next, we show how the leakage resilience of the keyed duplex and the leakage resilience of the suffix keyed sponge accumulate to the leakage resilience of the ISAP mode. (A preliminary version of this section appeared before as workshop records without proceedings [DM19b]). We want to note that we consider further cryptanalysis and also the evaluation of implementations of ISAP to be crucial to get a deeper insight in the security of ISAP.

4.1 Security Model

We consider security of ISAP = (E, D) in the random permutation model. We consider a simplified setting where p1 := pk = p0, p2 := pE, and p3 := pI are uniformly randomly drawn from the set of all n-bit permutations: p1, p2, p3 $\overset{\perp}{\leftarrow}$ perm(n). Let $K \overset{\perp}{\leftarrow}$ {0,1}$^k$. Let $S_{s+k}$ be a function that for each (N,A,M) outputs a uniform random string of length |M| + k bits (noting that a nonce should never be repeated), and let $\perp$ be a function that always returns $\perp$.

In the black-box security model, one would consider an adversary that has access to either $(E^K_p, D^p_K, p^\pm)$ in the real world or $(S_{s+k}, \perp, p^\pm)$ in the ideal world, where $p = (p_1, p_2, p_3)$ and where “$\pm$” stands for bi-directional query access:

$$\text{Adv}_{\text{ISP}}^\text{enc}(A) = \Delta_A \left( E^K_p, D^p_K, p^\pm ; S_{s+k}, \perp, p^\pm \right).$$

In case of leakage resilience, we adopt the conventional approach of non-adaptive leakage resilience, e.g., [Pie09, YSPY10, FPS12, SPY+10, DP10], where the adversary has access to a leak-free version of the construction, which it has to distinguish from random, and a leaky version, which it may use to gather information. We assume that, a priori, any permutation evaluation within the leaky construction may leak information.

Formally, we obtain the following model, which follows Barwell et al. [BMOS17] with the difference that we consider security in the ideal permutation model. Let $p, K, S_{s+k}$ be as above. Let $L = \{L : \{0, 1\}^n \times \{0, 1\}^n \rightarrow \{0, 1\}^\lambda\}$ be a class of leakage functions independent of the permutations, and for any leakage function $L \in L$, define by $[E^K_p]_L$ (resp., $[D^p_K]_L$) an evaluation of $E^K_p$ (resp., $D^p_K$) where each permutation call within leaks $\lambda$ bits of its input plus output. We now consider an adversary that in addition to the oracles in the black-box model has access to $[E^K_p]_L$ and $[D^p_K]_L$:

$$\text{Adv}_{\text{ISP}}^\text{nait-enc}(A) = \max_{L \in L} \Delta_A \left( [E^K_p]_L, [D^p_K]_L, E^K_p, D^p_K, p^\pm ; [E^K_p]_L, [D^p_K]_L, S_{s+k}, \perp, p^\pm \right). \quad (1)$$

The adversary is not allowed to make an encryption query (to the leaky or leak-free oracle) under a repeated nonce.
4.2 Multicollision Limit Function

Daemen et al. [DMV17] introduced the multicollision limit function in the context of keyed sponge proofs. Let \( q, n, k \in \mathbb{N} \) such that \( k \leq n \). Consider the experiment of throwing \( q \) balls uniformly at random in \( 2^{n-k} \) bins, and denote by \( \mu \) the maximum number of balls in any single bin. The multicollision limit function \( \mu_{n-k,k}^q \) is defined as the smallest natural number \( x \) that satisfies

\[
\Pr(\mu > x) \leq \frac{x}{2^k}.
\]

Daemen et al. [DMV17] also gave an in-depth analysis of the term \( \mu_{n-k,k}^q \). The analysis is tedious, but the conclusion is that the term behaves as follows:

\[
\mu_{n-k,k}^q \approx \begin{cases} 
\frac{n}{\log_2 \left( \frac{2^{n-k}}{q} \right)}, & \text{for } q \leq 2^{n-k}, \\
\frac{n \cdot q}{2^{n-k}}, & \text{for } q > 2^{n-k}.
\end{cases}
\]

4.3 Main Result

We present the main result on the leakage resilience of the ISAP mode. The result is stated with respect to the formalism of Subsection 4.1.

**Theorem 1.** Assume that \( 4 \leq k \leq n \), and \( 1 \leq \lambda \leq 2n \). Let \( p = (p_1, p_2, p_3) \mapsto \text{perm}(n)^3 \) and \( K \mapsto \{0, 1\}^k \). Let \( \mathcal{L} = \{L: \{0, 1\}^n \times \{0, 1\}^n \to \{0, 1\}^\lambda\} \) be a class of leakage functions. For any adversary making \( q_e \geq 2 \) encryption queries with unique nonces and \( q_v \) verification queries (writing \( q = q_e + q_v \)) with a total amount of \( Q \) plaintext blocks, and \( P \leq 2^{n-1} \) primitive queries to each of \( p_1, p_2, p_3 \),

\[
\text{Adv}^\text{plain-aes}_\text{ISAP}(\mathcal{A}) \leq \frac{4\left(2^{4+2kq+P} + 2^{Q+P} + 6P\right)}{2^n} + \frac{2\left(\binom{Q}{2}\right)}{2^{n-\lambda}} + \frac{32kqP + 16k^2q^2}{2^{n-4\lambda}}
\]

\[
+ \frac{2\mu_{n-k,k}^{2(P-q)}}{2^{n-k}} + \frac{2\mu_{n-k}^{2q}}{2^{n-k-\lambda}} + \frac{2P}{2^{n-k-2\lambda}}
\]

\[
+ \frac{8P^2}{2^{k-\lambda}} + \frac{4\mu_{n-2k,2k}^{Q}(P+1)}{2^{k-2\lambda}} + \frac{q_e + 4}{2^k} + \frac{8P}{2^{k-2\lambda}} + \frac{2\mu_{n-k,k}^{2(P-q)} \cdot P}{2^{k-\lambda - \mu_{n-k,k}^{2(P-q)}}}.
\]

The proof is included in Subsection 4.4.

4.4 Proof of Theorem 1

Note that both encryption \( \mathcal{E} \) and decryption \( \mathcal{D} \) of ISAP can be specified as function of \( \text{ISAPRK} =: \text{IR}, \text{ISAPENC} =: \text{IE}, \) and \( \text{ISAPMAC} =: \text{IM} \):

\[
\mathcal{E}_K^p = \mathcal{E}^{\text{IR}_K^p \cdot \text{IE}_K^p, \text{IM}_K^p, \text{IE}_K^p},
\]

\[
\mathcal{D}_K^p = \mathcal{D}^{\text{IR}_K^p \cdot \text{IE}_K^p, \text{IM}_K^p, \text{IE}_K^p},
\]

where \( \text{IE}_K^p \) is defined as the output states of \( \text{IR}_K^p \) for \( \text{IV} = \text{IV}_{\text{KE}}, \) and \( \text{IE}_K^p \) the output states of \( \text{IR}_K^p \) for \( \text{IV} = \text{IV}_{\text{KA}}. \) Here, the * is used to explicitly remind of the fact that the keys come from \( \text{IR}_K^p. \) Note that these values are, in particular, defined by the inputs to \( \text{IE}_K^p \) and \( \text{IM}_K^p. \)
Let $L \in \mathcal{L}$ be any leakage and $A$ be any adversary. Our goal is to bound

$$
\Delta_{A} \left( [\mathcal{E}^{P}_{K}]_{L}, [\mathcal{D}^{P}_{K}]_{L}, \mathcal{E}^{P}, \mathcal{D}^{P} \cdot p^\perp; [\mathcal{E}^{P}]_{L}, [\mathcal{D}^{P}]_{L}, s_{+\perp}, \perp, p^\perp \right)
= \Delta_{A} \left( \mathcal{E}^{IR^{P}_{K} \mathcal{E}^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, \mathcal{D}^{IR^{P}_{K} \mathcal{E}^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, \mathcal{E}^{IR^{P}_{K} \mathcal{E}^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, \mathcal{D}^{IR^{P}_{K} \mathcal{E}^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, p^\perp; \mathcal{E}^{IR^{P}_{K} \mathcal{E}^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, \mathcal{D}^{IR^{P}_{K} \mathcal{E}^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, s_{+\perp}, \perp, p^\perp \right)
$$

(2)

### 4.4.1 Eliminating IR$^{P}$

The function $IR^{P}_{K}$ is called a total amount of at most $2q = 2(q_e + q_\delta)$ times: $q$ times for $IV = IV_{KE}$ with a requested output of $n - k$ bits, and $q$ times for $IV = IV_{A}$ with a requested output of $k$ bits. Note that repeated evaluations of $IR^{P}_{K}$ for the same nonce give the same output and are not counted doubly. It is a duplex construction, and we can rely on the leakage resilience of the duplex [DM19a]. Concretely, we can view it as an idealized duplex function $AIXIF^{10}$ based on a random oracle. Details about this idealized duplex function can be found in [DM19a], but for the specific case of $IR^{P}_{K}$, one can think of it as a random function that simply absorbs all data $(K, Y, IV)$ and outputs either $n - k$ or $k$ bits of output, and that outputs dummy leakages for each duplexing call. The following Proposition 1 is very similar to [DM19a, Corollary 1]: it is based on slightly different parameterization, but we have performed the same simplifications on the bound.

**Proposition 1.** Assume that $4 \leq k \leq n$, and $1 \leq \lambda \leq 2n$. Let $p_1 \xleftarrow{\$} \text{perm}(n)$ and $K \xleftarrow{\$} \{0, 1\}^k$. Let $AIXIF^{10}$ be an idealized duplex function based on a random oracle (details can be found in [DM19a]). Let $\mathcal{L} = \{ L : (0, 1)^n \times (0, 1)^n \rightarrow (0, 1)^\lambda \}$ be a class of leakage functions. For any adversary $A'$ making $q \geq 2$ queries for $IV_{KE}$ and $q \geq 2$ queries for $IV_{KA}$, all of length at most $k$ bits, and $P$ primitive queries to $p_1$,

$$
\text{Adv}_{A'}^{\text{IR-duplex}}(A') = \max_{L \in \mathcal{L}} \Delta_{A'} \left( [IR^{P}_{K}]_{L}, p_1^\perp; [AIXIF^{10}]_{K_{L}}, p_1^\perp \right)
\leq \frac{8kqP + 4k^2q^2}{2^{n-2\lambda}} + \frac{(4+2k^2+P)}{2} + \frac{2P}{2^{n-2\lambda}} + \frac{1}{2^\lambda}.
$$

(3)

In addition, except with probability at most the same bound, all output states after absorption have min-entropy at least $n - \lambda$.

A simple hybrid reduction allows us to replace $IR^{P}_{K}$ by $AIXIF^{10}$ in (2):

$$
(2) \leq \Delta_{A} \left( \mathcal{E}^{AIXIF^{10}_{K}, IE^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, \mathcal{D}^{AIXIF^{10}_{K}, IE^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, s_{+\perp}, \perp, p^\perp \right)
$$

$$+ 2 \cdot \Delta_{A} \left( [IR^{P}_{K}]_{L}, p_1^\perp; [AIXIF^{10}_{K}]_{L}, p_1^\perp \right)
\leq \Delta_{A} \left( \mathcal{E}^{AIXIF^{10}_{K}, IE^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, \mathcal{D}^{AIXIF^{10}_{K}, IE^{P}_{K}, IM^{P}_{K}}{K_{\mathcal{L}}}, s_{+\perp}, \perp, p^\perp \right) + 2 \cdot (3),
$$

(4)
4.4.2 Towards mutually independent IE$^{P2}$ and IM$^{P3}$

The function AIXIF1$^{P2}_K$ is independent of all other functions in the oracles, and the adversary never gets its outcomes. This means that we can basically plainly replace $K_{KE}$ by a dummy $K_{KE} \leftarrow^{pr} (\{0, 1\}^{n-k})^{2^k}$ consisting of keys with min-entropy $n - k - \lambda$. Note that AIXIF1$^{P2}_K$ is called by IE$^{P2}$ for at most $q$ different values, namely the nonces, and each nonce henceforth lets IE$^{P2}_{K_{\text{as}}}$ select the resulting key. Likewise, we can replace $K_{KA}$ by a dummy $K_{KA} \leftarrow^{pr} (\{0, 1\}^k)^{2^k}$ consisting of keys with min-entropy $k - \lambda$, with the remark that identical evaluations of AIXIF1$^{P2}_K$ by IM$^{P3}$ yield identical outputs and thus identical selections from $K_{KA}$. Here, distribution $\mathcal{D}_K$ takes the leakage into account, but details of $\mathcal{D}_K$ are irrelevant: all that matters is that the resulting values have a min-entropy $n - k - \lambda$ resp. $k - \lambda$ after leakage. The step is done at the price of the bound of Proposition 1, noting that with that bound the output states of AIXIF1$^{P2}_K$ have min-entropy at least $n - k - \lambda$ resp. $k - \lambda$. Now, there is no need to keep “AIXIF1$^{P2}_K$” in the equation anymore, and we obtain from (4):

\[
\begin{align*}
(2) & \leq \Delta_{\lambda} \left( \left[ C^{IE^{P2}_{K_{\text{as}}}, IM^{P3}_{K_{\text{a}}}} \right]_{L}, \left[ D^{IE^{P2}_{K_{\text{as}}}, IM^{P3}_{K_{\text{a}}}} \right]_{L}, C^{IE^{P2}_{K_{\text{as}}}, IM^{P3}_{K_{\text{a}}}}, D^{IE^{P2}_{K_{\text{as}}}, IM^{P3}_{K_{\text{a}}}}, p^k \right) + 4 \cdot (3). \\
\end{align*}
\]

In both worlds, the encryption and authentication are mutually independent: the former is instantiated with $p_2 \leftarrow^{s} \text{perm}(n)$ and $K_{KE} \leftarrow^{pr} (\{0, 1\}^{n-k})^{2^k}$ and the latter is instantiated with $p_3 \leftarrow^{s} \text{perm}(n)$ and $K_{KA} \leftarrow^{pr} (\{0, 1\}^k)^{2^k}$. We can therefore cleanly replace both functionalities independently.

4.4.3 Individual results on IE$^{P2}$ and IM$^{P3}$

For the encryption IE$^{P2}_{K_{\text{as}}}$, we consider it to be a duplex construction, and derive a leakage resilience bound from [DM19a, Theorem 1]. For the specific case of IE$^{P2}_{K_{\text{as}}}$, the idealized duplex function can be thought of as simply absorbing (sub-)key $K^*_E$ and nonce $N$ and outputting a sufficiently large keystream. Note that, in fact, IE$^{P2}_{K_{\text{as}}}$ is only slightly different from the construction considered in [DM19a, Corollary 2] and we can follow a comparable line of reasoning, but now with the differences that, if nonces are not repeated, $\Omega$ and $\nu_{\text{as}}$ (both related to the number of evaluations where an adversary can set the outer part of the state to a certain value) now equal 0, and $q_{\text{as}}$ (the maximum number of queries for a single nonce) equals 1. Here, it is important to note that IE$^{P2}_{K_{\text{as}}}$ gets called at most $q = q_E + q_s$ times: the $q_E$ encryption calls are always for different nonces, the $q_s$ verification calls might be for repeated nonces. However, if this happens, also the key under which it is queried is identical, and this means that the evaluation of IE$^{P2}_{K_{\text{as}}}$ is a repeated query and is not counted doubly. In addition, theoretically IE$^{P2}_{K_{\text{as}}}$ might be called multiple times for the same key with different nonces. This, however, only happens with a small probability. Therefore, we also bound the term $q_s$, the maximum number of initialization calls for single key, probabilistically by 1. This incurs an extra term $\frac{(2)}{n+k}$. That term is, eventually, absorbed in the simplification performed on the bound.

Concretely, we take the general bound of [DM19a, Theorem 1] for the following parameters:

- State, capacity, and rate are $n$, $2k$, and $n - 2k$, respectively. Key size is $n - k$, and the min-entropy of the key is $n - k - \lambda$.
- The parameter $\alpha$, that rotates the input to the initialization of the duplex, equals 0.
• The number of instances, or “users”, equals the number of initialization calls: \( q \). The online complexity is \( Q \) and the offline complexity \( P \).

• As nonces are unique, \( q_{\text{V}} = 1 \). The parameter \( q_{\text{D}} \), that measures the number of initialization calls for a single key (with different nonces), is bounded to equal 1. As explained above, this bound incurs an extra term \( \frac{(\frac{2}{\mu})}{2^{n-k-l}} \).

• Parameters \( L, \Omega, \) and \( \nu_{\text{K}} \), that measure the number of duplexing calls for which the adversary knows/influences the outer part input, equal 0. Additionally, paths in the duplex do not repeat and we have \( R = 1 \).

With these parameters, we obtain below Proposition 2 from [DM19a, Theorem 1].

**Proposition 2.** Assume that \( 4 \leq k \leq n \), and \( 1 \leq \lambda \leq 2n \). Let \( p_{2} \leftarrow \text{perm}(n) \) and \( K_{K_{\text{K}}} \leftarrow \text{perm}(\{0,1\}^{\lambda})^{n} \) be a random array of keys each with min-entropy at least \( n - k - \lambda \). Let \( \text{AIXIF}^{\text{ro}}_{\text{ro}} \) be an idealized duplex function based on a random oracle (details can be found in [DM19a]). Let \( L = \{L: \{0,1\}^{n} \times \{0,1\}^{p} \rightarrow \{0,1\}^{\nu} \} \) be a class of leakage functions. For any adversary \( A'' \) making \( q \geq 2 \) queries with unique nonces and \( Q \) plaintext blocks, and \( P \leq 2^{-n-1} \) primitive queries to \( p_{2} \),

\[
\text{Adv}^{\text{ralt-duplex}}_{\text{IE}}(A'') = \max_{L \in L} \Delta_{A''} \left( [\text{IE}_{F_{2}}^{p_{2}}]_{L}, p_{2}^{\pm} ; [\text{AIXIF}^{\text{ro}}_{\text{ro}} K_{\text{K}}]_{L}, p_{2}^{\pm} \right) + \left( \frac{q}{2} \right) \frac{2^{k-2k+1}}{2^{n-k-2\lambda} - 1} \leq 2^{{2}} Q_{n-2k,2k} \cdot (P + 1) + \left( \frac{Q}{2} \right) \frac{2^{k-2k} + P + gQ}{2^{n-k-2\lambda} + \left( \frac{Q}{2} \right) + P}. \tag{6}
\]

For the message authentication \( \text{IM}^{\text{P2}}_{K_{\text{K}}}, \) this is basically a suffix keyed sponge with properly protected key absorption function \( G \) that is \( 2^{-(k-\lambda)} \)-uniform and \( 2^{-(k-\lambda)} \)-universal. It operates on capacity \( c = 2k - 1 \), noting that the addition of \( 0^{*} \| 1 \) as domain separator between the hashing of associated data and ciphertext reduces the capacity by 1. We obtain below Proposition 3 immediately from [DM20, Theorem 3].

**Proposition 3.** Let \( p_{3} \leftarrow \text{perm}(n) \) and \( K_{K_{\text{K}}} \leftarrow \text{perm}(\{0,1\}^{\lambda})^{n} \) be a random array of keys each with min-entropy at least \( n - k - \lambda \). Let \( k_{k} \) be a function that outputs random \( k \)-bit strings for each new arbitrarily-long input. Let \( L = \{L: \{0,1\}^{n} \times \{0,1\}^{n} \rightarrow \{0,1\}^{\nu} \} \) be a class of leakage functions. For any adversary \( A'' \) making \( q \geq 2 \) queries, all of length at most \( k \) bits, and \( P \leq 2^{-n-1} \) primitive queries to \( p_{3} \),

\[
\text{Adv}^{\text{ralt-prf}}_{\text{IM}}(A'') = \max_{L \in L} \Delta_{A''} \left( \text{IM}^{p_{3}}_{K_{\text{K}}}, K_{\text{K}}, p_{3}^{\pm} ; \text{IM}^{p_{3}}_{K_{\text{K}}}, K_{\text{K}}, p_{3}^{\pm} ; \text{IM}^{p_{3}}_{K_{\text{K}}}, K_{\text{K}}, p_{3}^{\pm} \right) \leq 2^{{2}} P_{2k-1} + \frac{P^{2} \cdot 2^{(P-q)}}{2^{n-2k}} + \frac{P^{2} \cdot 2^{(P-q)}}{2^{n-2k}} + \frac{P^{2} \cdot 2^{(P-q)}}{2^{n-2k}} + \frac{P^{2} \cdot 2^{(P-q)}}{2^{n-2k}}. \tag{7}
\]

### 4.4.4 Completing the proof

We will apply above propositions to (5) to complete the proof. Informally, we will first replace \( \text{IE}_{K_{\text{K}}} \) with \( \text{AIXIF}^{\text{ro}}_{K_{\text{K}}} \), at the cost of \( \text{Adv}^{\text{ralt-duplex}}_{\text{IE}}(A'') \) of Proposition 2. Then, we replace \( \text{IM}^{p_{3}}_{K_{\text{K}}} \) with \( k_{k} \) at the cost of \( \text{Adv}^{\text{ralt-prf}}_{\text{IM}}(A'') \) of Proposition 3. These transitions have to be performed in both worlds of (5), yielding a factor 2.

Formally, we obtain from (5), for adversaries \( A'' \) and \( A''' \) as quantified in Proposition 2
and Proposition 3, respectively:

\[
\begin{align*}
(2) & \leq \Delta_A \left( \mathcal{E}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( s_{s+k}, \bot, p^\pm \right) \right) \right) \right) \\
& + 4 \cdot (3) + 2 \cdot \text{Adv}_{IE}^{\text{nair-duplex}}(A'') \\
& \leq \Delta_A \left( \mathcal{E}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( s_{s+k}, \bot, p^\pm \right) \right) \right) \right) \\
& + 4 \cdot (3) + 2 \cdot (6) \\
& \leq \Delta_A \left( \mathcal{E}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( s_{s+k}, \bot, p^\pm \right) \right) \right) \right) \\
& + 4 \cdot (3) + 2 \cdot (6) + 2 \cdot \text{Adv}_{IM}^{\text{nair-pref}}(A'''') \\
& \leq \Delta_A \left( \mathcal{E}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( \mathcal{D}^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} L \left( s_{s+k}, \bot, p^\pm \right) \right) \right) \right) \\
& + 4 \cdot (3) + 2 \cdot (6) + 2 \cdot (7) \\
& + 4 \cdot (3) + 2 \cdot (6) + 2 \cdot (7) + \frac{q_n}{2^e}.
\end{align*}
\]

The remaining distance of (8) boils down to forging a tag for \(D^{\text{AIXIF}^{2n}_{K_{\text{ro}},1M^{P_2}_{K_{\text{ro}}}}} s_h\), in which the adversary succeeds with probability at most \(\frac{q_n}{2^e}\):

\[
(2) \leq 4 \cdot (3) + 2 \cdot (6) + 2 \cdot (7) + \frac{q_n}{2^e}.
\]

## 5 Implementation

The main design goal of Isap is to provide out-of-the-box robustness against certain types of implementation attacks while allowing to add additional defense mechanisms at low cost. This is essential in situations where cryptographic devices are deployed in locations where they are physically accessible by potential attackers. The area requirements of Isap are very low even with integrated countermeasures against side-channel attacks, so the scheme is suitable for deployment in software or hardware on very constrained devices that are exposed to adversarial access. These features make Isap an excellent choice for a variety of applications on constrained devices in the IoT (Internet of Things), particularly for highly sensitive processes with bulk data, such as software and firmware updates.

This section covers implementation aspects of Isap. We first provide an overview of Isap’s performance in software and hardware in Subsection 5.1 and Subsection 5.2, respectively. We then discuss the robustness of Isap against implementation attacks and specific aspects to consider for securely implementing Isap in Subsection 5.3. Finally, in Subsection 5.4 we discuss what happens if implementations break with the strict structure of Isap that the verification has to be executed before the decryption. A simultaneous processing of ciphertext blocks in the verification and decryption is likely to provide a similar protection of cryptographic keys against implementation attacks but loses side-channel protection of the plaintext during decryption. Up-to-date implementations of Isap can be found on [https://isap.iaik.tugraz.at/implementations](https://isap.iaik.tugraz.at/implementations).
5.1 Software Implementations

We developed generic and platform-optimized implementations of all ISAP instantiations for various CPU architectures such as x64, ARMv6, and ARMv7. The codebase thus covers high performance scenarios like 64-bit CPUs, as well as more constrained devices such as 32-bit ARM Cortex-A application processors and Cortex-M microprocessors, where implementation security is often of particular interest.

We benchmarked our implementations on various platforms, covering scenarios from high-end desktop CPUs (such as AMD Ryzen 7 1700) to low end microprocessors (such as STM32F405). The benchmarked scenarios include authenticated encryption of relatively small messages (64 bytes), typical Ethernet II frame sizes (1536 bytes), and very large messages (long\(^2\)). The resulting performance metrics are listed in Table 4.

<table>
<thead>
<tr>
<th>Message length in Bytes</th>
<th>ISAP-A-128A</th>
<th>ISAP-A-128</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>64 B 1536 B</td>
<td>long 64 B 1536 B</td>
</tr>
<tr>
<td>AMD Ryzen 7 1700 (x64)</td>
<td>85.7 24.5</td>
<td>21.9 511.0 48.9 29.8</td>
</tr>
<tr>
<td>Intel i5-6200U (x64)</td>
<td>104.0 34.3</td>
<td>31.4 698.0 68.1 42.0</td>
</tr>
<tr>
<td>Raspberry Pi 1B (ARMv6M)</td>
<td>966.0 190.0</td>
<td>161.0 3771.0 347.0 211.0</td>
</tr>
<tr>
<td>STM32F405 (ARMv7M)</td>
<td>1223.0 352.0</td>
<td>311.0 6818.0 675.0 406.0</td>
</tr>
</tbody>
</table>

When compared to the reported performance numbers of the original NIST submission document [DEM\(^+\)19], we can see performance improvements in all scenarios. For small messages the runtime of ISAP is dominated by the re-keying operation ISAPRK while the runtime of hashing and encrypting dominates for processing longer messages. The high speed-up of ISAP-A-128A and ISAP-K-128A, when compared to their conservative counterparts, is due to the parametrization of the initialization for short messages, and due to parametrization of encryption and authentication for long messages.

5.2 Hardware Implementations

We provide estimations for the performance and area requirements of ISAP in hardware. The numbers are based on concrete ASIC implementations of ISAP from the original FSE paper [DEM\(^+\)17] (ISAP v1.0 in the following), but accommodate for the modifications in this proposal.

The ISAP family members differ in the permutation’s round function, the rate, and the number of rounds. The implementations employ a single instance of the permutation

\(^2\)Long messages represent 1/512 of the difference in cycle counts between processing 2048-byte and 1536-byte inputs.
(Keccak-p or Ascon-p) that performs one round per cycle. The number of rounds performed is chosen at runtime depending on the executed algorithm, i.e., IsapEnc, IsapMAC, or IsapRK. Table 5 shows the synthesis results for Isap v1.0 based on 130 nm UMC technology. We expect these numbers to be quite accurate for Isap’s Keccak-based instances since area requirements have not changed compared to Isap v1.0 and the impact of different round numbers on the runtime is easy to estimate. For the Ascon-based instances we refer to synthesis results of the fast one-round permutation in 90 nm UMC technology by [GWDE15]. We combine these results with the existing design but replace the area/performance metrics for the permutation. These numbers are thus rougher and more pessimistic estimates and will be refined once dedicated ASIC implementations are available.

<table>
<thead>
<tr>
<th>Function</th>
<th>Area [kGE]</th>
<th>Frequency [MHz]</th>
<th>Initialization [cycles]</th>
<th>Runtime per byte [µs]</th>
<th>[cycles]</th>
<th>[ns]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Isap-A-128A</td>
<td>≤ 12.78</td>
<td>≥ 169</td>
<td>556</td>
<td>4</td>
<td>2.75</td>
<td>≤ 15.00</td>
</tr>
<tr>
<td>Isap-A-128</td>
<td>≤ 12.78</td>
<td>≥ 169</td>
<td>374</td>
<td>21</td>
<td>3.50</td>
<td>≤ 20.00</td>
</tr>
<tr>
<td>Isap-K-128A</td>
<td>14.00</td>
<td>169</td>
<td>580</td>
<td>4</td>
<td>1.55</td>
<td>8.88</td>
</tr>
<tr>
<td>Isap-K-128</td>
<td>14.00</td>
<td>169</td>
<td>3406</td>
<td>21</td>
<td>2.00</td>
<td>11.11</td>
</tr>
</tbody>
</table>

5.2.1 Area

As Isap-K-128 and Isap-K-128A use the same implementation design, they consume roughly the same chip area if the same permutation is used. Most of the chip area is due to the permutation core, which consumes 8.3 kGE (Keccak-p[400]) or ≤ 7.08 kGE (full Ascon scheme including the mode [GWDE15]). The remaining logic of about 5.7 kGE is required for multiplexing and a temporary state register to hold the hash value within IsapMAC while executing the re-keying function IsapRK. A standalone implementation of IsapRK yields roughly the same size as the Keccak core itself and is thus smaller than other re-keying functions like a masked polynomial multiplication [MSGR10] or an implementation of the GGM tree using an AES core computing 1 round per cycle [SPY+10].

5.2.2 Runtime

The runtime can be divided into two parts: the time for performing initialization/finalization and the time for processing data blocks. The initialization/finalization runtime is dominated by the re-keying operations in both IsapEnc and IsapMAC and is independent of the length of the message. Its impact on runtime thus vanishes for long messages. The runtime for processing a single block is also independent of the length of the message, but defines the overall runtime for long messages.

Compared to the conservative parameterization in Isap-K-128, Isap-K-128A yields a speed-up of 83% for initialization and 22% for the processing of a message block. The substantial speed-up during initialization is highly relevant for short messages, while the speed-up observed for encryption and authentication of a 144-bit message block dominates for long messages.

5.2.3 Comparison

Isap is an efficient authenticated encryption scheme with low hardware footprint that prevents DPA by design. Isap can be implemented securely using a standard implementation of the 400-bit Keccak permutation and adds only a small hardware overhead, while a
first-order secure threshold implementation to achieve DPA protection on the primitive level would increase the area by a factor of 3 to 4 [BDN+13]. For other cryptographic primitives such as the AES, the area overhead for first-order secure masked implementations is similar or even worse [DRB+16, GMK17]. When higher-order DPA robustness is required, the hardware overhead of masking rises even more [GMK17]. Consequently, the implementation cost of standard authenticated encryption modes for AES such as AES-CCM and AES-GCM secured via masking rises accordingly.

5.3 Implementation Security

Two main directions in counteracting implementation attacks exist. The first approach works by hardening the implementation of cryptographic algorithms with techniques like hiding or masking [GP99, CJRR99]. The second approach to counteract implementation attacks is to use cryptographic protocols that ensure that certain types of attacks cannot be performed at all on the underlying cryptographic primitive [DP08, Pie09, MGR10, MPR+11, DKM+15].

Isap combines both approaches by providing a mode of operation that increases resistance against implementation attacks, which is instantiated with permutations that lend themselves to efficient countermeasures on the primitive level. While the original proposal Isap v1.0 at FSE 2017 [DEM+17] already provides robustness against DPA attacks by design [DMP20], the additional modifications in current proposal Isap v2.0 also provide hardening against several types of fault attacks such as DFA [BS97], SFA [FJLT13, DEK+16], or SIFA [DEK+18, DMMP18, DEG+18], the last of which is especially hard to prevent on a primitive level. As a consequence, most parts of the underlying cryptographic primitive only need to be secured against passive attacks that can extract information about the key by observing cryptographic operations for a single fixed input, i.e., SPA. This induces a significantly lower implementation overhead of the protected primitive compared to implementations that need protection against DPA attacks on a primitive-level.

In summary, Isap’s robustness against passive implementation attacks rests on the following pillars:

1. IsapEnc and IsapMAC, the encryption/decryption and authentication procedures, are inherently protected against DPA by Isap’s Encrypt-then-MAC mode with its re-keying function, which guarantees that fresh keys are used whenever processing new data.
2. IsapEnc’s and IsapMAC’s robustness against SPA follows directly from the underlying sponge construction under a generous bounded-leakage assumption.
3. IsapRK, the re-keying procedure called internally by IsapEnc and IsapMAC, is the sponge-based equivalent of the 2-limiting GGM construction and thus protected against DPA.
4. IsapRK’s robustness against SPA follows from the same model and assumptions as IsapEnc’s.

5.3.1 SPA Leakage

Isap has primarily been designed to be robust against DPA attacks. Furthermore, the design of Isap’s components IsapMAC, IsapRK, and IsapEnc have an increased capacity in order to better withstand SPA attacks. Still, like for any scheme, robustness against SPA attacks such as template attacks relies on limiting the leakage per execution, which may require additional implementation countermeasures such as hiding. This applies in particular for the decryption, where an attacker may obtain several measurements for the same data.
As pointed out by Medwed et al. [MSJ12], the concrete security of a construction against side-channel attacks highly depends on the way it is implemented and on the platform on which it is executed. For instance, they show that an implementation of the GGM construction using AES-128 on an 8-bit microcontroller can be broken by using template attacks. By making assumptions on the implementation, e.g., parallel execution of the S-boxes, Medwed et al. [MSJ12, MSNF16] were able to provide security guarantees with respect to side-channel attacks for their constructions. In contrast, in this work we do not make any assumption on the way Isap is implemented and on the countermeasures used to protect the implementations. Clearly, an 8-bit microcontroller implementation needs more sophisticated SPA countermeasures than a parallel implementation of the round function. We consider the evaluation of the SPA robustness of various implementation strategies for Isap to be an interesting topic for further research.

5.3.2 Tag Comparison
Special care has to be taken for tag comparison. On the one hand, an active attacker performing fault attacks to skip the tag comparison will be able to break the authenticity of the scheme. Therefore, additional implementation countermeasures are needed to prevent this. On the other hand, as observed by Berti et al. [BGP+19], the comparison of the tag should be done in a side-channel secured manner to minimize the leakage of the correctly computed tag. One option to do this is to mask the comparison. Another option is to do the comparison after another permutation call: the computed tag $T'$ and the transmitted tag $T$ are compared by first looking at $k$ bits of $\lfloor p_H(T' || 0^* ) \rfloor_k \oplus \lfloor p_H(T || 0^* ) \rfloor_k$, and the comparison of $T, T'$ is only executed if the first comparison was successful. Learning $k$ bits of information of the output $p_H(T' || 0^* )$ is of no help in the quest of recovering $T'$ in order to mount a forgery.

5.3.3 Fault Attacks
Isap’s updated mode also provides robustness against certain fault attacks. Since the nonce changes for each authenticated encryption call, so do $K_A^*$ and $K_E^*$, which renders classical fault attacks like DFA impractical against the authenticated encryption. Other fault attacks like SFA [FJLT13, DEK+16] or SIFA [DEK+18, DMMP18, DEG+18] might still be applicable in this setting, but we expect that the SPA countermeasures that are typically in place to cope with SPA attacks will drastically increase the complexity of these attacks. In particular, the extremely small rate and the resulting data complexity of 2 in the re-keying function of Isap will significantly increase the complexity of extracting $K$ using SFA or SIFA. Additionally, in case an attacker manages to obtain one of the two session keys $K_A^*$ or $K_E^*$, it is infeasible to recover the master key $K$ without performing additional implementation attacks, since the re-keying function IsapRK is hard to invert.

During authenticated decryption, the nonce can be kept constant for multiple computations, which potentially enables DFA on the decryption. As mitigation, Isap’s re-keying function is hard to invert, forcing an attacker to mount the attack on the re-keying function itself. However, since the session keys produced by the re-keying function can typically not be simply observed by the attacker, DFA attacks on the scheme are significantly more complicated. Additionally, we can track the number of failed verifications and halt the device after a few verification failures. This will significantly increase the robustness of the implementation against fault attacks.

5.4 Online Implementations of Isap
Considering the authenticated encryption mode of Isap, it appears that it does not make a big difference on its security against side-channel attacks if first all ciphertext blocks
are produced and then absorbed by IsapMAC, or if block are absorbed by IsapMAC when they are ready, as long as the nonce is unique and an attacker does not act in an adaptive way. Hence, it is possible to implement the authenticated encryption of Isap online. However, this is not true for the decryption. In this section, we discuss the resulting implications of violating the necessity for Isap that the verification of the ciphertext has to be performed before the decryption of it starts.

5.4.1 Implementation Security

As discussed in Subsection 5.3, Isap’s hardening/protection against key extraction via implementation attacks mainly relies on the usage of a hard to invert and leakage-resilient re-keying function during encryption and tag generation. In this scenario, IsapEnc and IsapMAC are not necessarily required to be called in order, and consequently, an online implementation of Isap also retains these properties. However, all confidentiality of decrypted plaintexts in the presence of implementation attacks can be lost if the tag verification is not completed before the decryption of the ciphertext starts.

5.4.2 State Size

Implementing Isap in an online manner requires that the states for IsapEnc and IsapMAC are instantiated simultaneously. While this is not an issue for software implementations, it technically could result in a noticeable area increase for hardware implementations. However, when taking a closer look at the finalization of IsapMAC in Figure 1, one can observe that the two-pass version of Isap already needs to temporarily store an additional $n - k$ bits during the re-keying operation that could be reused to hold a second state during plain-/ciphertext processing. On top of that, an online implementation of Isap does not need to store the nonce. This saves an additional $k$ bits of registers and thus, roughly, evens out the register requirements of both implementation options.

5.4.3 Runtime

Software implementations of Isap's Keccak instantiations can suffer from the fact that the algorithmic description of Keccak-$p[400]$ is based on 16-bit lanes. 32-bit and 64-bit CPUs can hence not always fully utilize their larger registers, which leads to a performance degradation on these platforms. However, performing IsapEnc in parallel with IsapMAC allows for two permutation calls on both states in parallel. More concretely, one could instantiate both Keccak-$p[400]$ states (each $5 \times 5 \times 16$ bits) as one larger state ($5 \times 5 \times 32$ bits) and then perform the encryption of $M_i$ to $C_i$, as well as the absorption of $C_{i-1}$ concurrently. This could result in a speedup of about 50% for the Keccak instantiations of Isap on 32- or 64-bit processors, and in a similar spirit, to a 50% speedup for the Ascon instantiations of Isap on more powerful CPUs that can operate on 128-bit registers.

Acknowledgments. The authors want to thank Mario Werner and Robert Schilling for helpful discussions and providing their hardware descriptions of Keccak.

This project has received funding from the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation programme (grant agreement No 681402), the Austrian Research Promotion Agency (FFG) via the K-project DeSSnet, which is funded in the context of COMET – Competence Centers for Excellent Technologies by BMVIT, BMWFW, Styria and Carinthia, the Austrian Research Promotion Agency (FFG) via the project ESPRESSO, which is funded by the province of Styria and the Business Promotion Agencies of Styria and Carinthia, and the Austrian Science Fund (FWF): J 4277-N38. Additionally, Bart Mennink is supported by a postdoctoral fellowship from the Netherlands Organisation for Scientific Research (NWO) under Veni grant 016.Veni.173.017.
References


A Specification of Permutations

A.1 Specification of Keccak-p[400]

Keccak-p[400] is specified in [BDPV11,Nat15b]. In the following, we briefly recall the permutation’s state geometry and the round function’s five steps:

$$R = \iota \circ \chi \circ \pi \circ \rho \circ \theta.$$  

The 400-bit state of Keccak-p[400] is labeled as a three-dimensional bit array \(a[x][y][z]\) with \(0 \leq x < 5\), \(0 \leq y < 5\), and \(0 \leq z < 16\). This state is mapped to the bitstring \(S\) as

\[S[16(5y + x) + z] = a[x][y][z],\]

where the outer part for rate \(r\) corresponds to the bit positions \(S[0, \ldots, r-1]\).

The steps are defined by

\[
\theta : a[x][y][z] \leftarrow a[x][y][z] \oplus \bigoplus_{y' = 0}^{4} a[x - 1][y'][z] \oplus \bigoplus_{y' = 0}^{4} a[x + 1][y'][z - 1],
\]

\[
\rho : a[x][y][z] \leftarrow a[x][y][z] - (t + 1)(t + 2)/2, \text{ with } t < 24 \text{ s.t. } \left[\begin{array}{cc} 0 & \frac{1}{3} \\ \frac{2}{3} & 0 \end{array}\right]^{t} \left[\begin{array}{c} 1 \\ 0 \end{array}\right] = \left[\begin{array}{c} x \\ y \end{array}\right],
\]

or \(t = -1\) if \(x = y = 0\),

\[
\pi : a[x][y] \leftarrow a[x + 3y][x],
\]

\[
\chi : a[x] \leftarrow a[x] \oplus (a[x + 1] \oplus 1) \cdot a[x + 2],
\]

\[
\iota : a \leftarrow a \oplus \text{RC}[i_{t}],
\]

where multiplications are over \(\mathbb{F}_2\) (bitwise AND) and all index computations are modulo 5 (for \(x, y\)) or modulo 16 (for \(z\)). The round constants are \(\text{RC}[i_{t}][x][y] = 0\) except for \(\text{RC}[i_{t}][0][0][z] = \text{rc}[j + 7t]\) for all \(z = 2^j - 1\), \(0 \leq j \leq 4\), where \(\text{rc}[i]\) is specified by an LFSR with the primitive monomial \(p(X) = X^8 + X^6 + X^3 + X^2 + 1\) and \(i\) gives the cycles starting from an initialized binary value of ‘1000000’. If Keccak-p[400] is instantiated with \(n_r\) rounds, \(i_{t}\) ranges from \(20 - n_r\) to 19. For a more detailed description, we refer to [BDPV11,Nat15b].

A.2 Specification of Ascon-p

The following description of the Ascon-p permutation is adapted from the Ascon specification [DEMS16,DEMS19].
All members of the Ascon cipher suite operate on a state of 320 bits which they update with permutations $p^a$ ($a$ rounds) and $p^b$ ($b$ rounds). The 320-bit state $S$ is divided into an outer part $S_r$ of $r$ bits and an inner part $S_c$ of $c$ bits, where the rate $r$ and capacity $c = 320 - r$ depend on the Ascon variant.

For the description and application of the round transformations, the 320-bit state $S$ is split into five 64-bit registers words $x_i$:

$$S = S_r \parallel S_c = x_0 \parallel x_1 \parallel x_2 \parallel x_3 \parallel x_4.$$  

Whenever $S$ needs to be interpreted as a byte-array (or bitstring) for the sponge interface, this starts with the most significant byte (or bit) of $x_0$ as byte 0 and ends with the least significant byte (or bit) of $x_4$ as byte 39.

Table 6 lists the notation and symbols used in the following description.

<table>
<thead>
<tr>
<th>$p^a$, $p^b$, $p_L$</th>
<th>constant-addition, substitution and linear layer of $p = p_L \circ p_S \circ p_C$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x_0, \ldots, x_4$</td>
<td>The five 64-bit words of the state $S$</td>
</tr>
<tr>
<td>$x_{0,i}, \ldots, x_{4,i}$</td>
<td>Bit $i$, $0 \leq i &lt; 64$, of words $x_0, \ldots, x_4$, with $x_0$ the rightmost bit (LSB)</td>
</tr>
<tr>
<td>$x \oplus y$</td>
<td>Bitwise XOR of 64-bit words or bits $x$ and $y$</td>
</tr>
<tr>
<td>$x \odot y$</td>
<td>Bitwise AND of 64-bit words or bits $x$ and $y$ (denoted $xy$ in the ANF)</td>
</tr>
<tr>
<td>$\ominus x$</td>
<td>Bitwise NOT of 64-bit word or bit $x$</td>
</tr>
<tr>
<td>$x \gg i$</td>
<td>Right-rotation (circular shift) by $i$ bits of 64-bit word $x$</td>
</tr>
</tbody>
</table>

**Table 6: Notation used for Ascon’s permutation.**

Isap uses Ascon’s two 320-bit permutations $p^a$ and $p^b$, as well as an additional variant reduced to one round, $p^b$. The permutations iteratively apply an SPN-based round transformation $p$ that in turn consists of three steps $p_C, p_S, p_L$ and differ only in the number of rounds:

$$p = p_L \circ p_S \circ p_C.$$  

For the description and application of the round transformations, the 320-bit state $S$ is split into five 64-bit registers words $x_i$, $S = x_0 \parallel x_1 \parallel x_2 \parallel x_3 \parallel x_4$.

**Addition of Constants**

The constant addition step $p_C$ adds a round constant $c_r$ to register word $x_2$ of the state $S$ in round $i$. Both indices $r$ and $i$ start from zero and we use $r = i$ for $p^a$ and $r = i + a - b$ for $p^b$ (see Table 7):

$$x_2 \leftarrow x_2 \oplus c_r.$$  

**Table 7: The round constants $c_r$ used in each round $i$ of $p^a$ and $p^b$.**

<table>
<thead>
<tr>
<th>$p^{12}$</th>
<th>$p^8$</th>
<th>$p^6$</th>
<th>Constant $c_r$</th>
<th>$p^{12}$</th>
<th>$p^8$</th>
<th>$p^6$</th>
<th>Constant $c_r$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>000000000000000f0</td>
<td>6</td>
<td>2</td>
<td>0</td>
<td>00000000000000096</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>000000000000000e1</td>
<td>7</td>
<td>3</td>
<td>1</td>
<td>00000000000000087</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>000000000000000d2</td>
<td>8</td>
<td>4</td>
<td>2</td>
<td>00000000000000078</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>000000000000000c3</td>
<td>9</td>
<td>5</td>
<td>3</td>
<td>00000000000000069</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0</td>
<td>000000000000000b4</td>
<td>10</td>
<td>6</td>
<td>4</td>
<td>0000000000000005a</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>000000000000000a5</td>
<td>11</td>
<td>7</td>
<td>5</td>
<td>0000000000000004b</td>
</tr>
</tbody>
</table>

**Substitution Layer**

The substitution layer $p_S$ updates the state $S$ with 64 parallel applications of the 5-bit S-box $S(x)$ defined in 2a to each bit-slice of the five registers $x_0 \ldots x_4$. It is typically implemented in bitsliced form with operations performed on the 64-bit words.
**Linear Diffusion Layer**

The linear diffusion layer $p_L$ provides diffusion within each 64-bit register word $x_i$. It applies a linear function $\Sigma_i(x_i)$ defined in 2b to each word $x_i$:

$$x_i \leftarrow \Sigma_i(x_i), \quad 0 \leq i \leq 4.$$ 

![Diagram of Ascon's substitution layer and linear diffusion layer](image_url)

(a) Ascon’s 5-bit S-box $S(x)$  
(b) Ascon’s linear layer with 64-bit functions $\Sigma_i(x_i)$

Figure 2: Ascon’s substitution layer and linear diffusion layer.