Optimizing Implementations of Lightweight Building Blocks

Jérémy Jean · Thomas Peyrin · Siang Meng Sim · Jade Tourteaux

ANSSI, France

NTU, Singapore

FSE 2018 @ Bruges, Belgium March 6. 2018

Jeremy.Jean@ssi.gouv.fr

Hardware Implementations

Generalities

- Two principal families:
 - FPGA: Field-Programmable Gate Array
 - ASIC: Application Specific Integrated Circuit
- Several-step process: design, synthesis, place and route, ...
- Library: collection of (vectorial) Boolean operations

Many Different Metrics (not exhaustive)

- Area. Size of the implementation (in #transistors)
- Latency. Time needed to the evaluation of the circuit
- Energy. Number of Joules required for the execution

Our Goal

Given a function F, a library (i.e., collection of gates) and an optimization criteria (e.g., area minimization), find a small implementation of F by interconnecting gates from the library.

Example of Simple Gates



Surface Metric Simplified

We normalize the area of library gates by the one of NAND2 \Rightarrow GE Ex.: on UMC 180nm, one NOT uses 6.451 μ m² and NAND2 9.677 μ m², so ||NOT|| = 0.67 GE.

| Sizes of Common Gates (in GE) | | | | | | | | |
|-------------------------------|--------------|--------------|--------------|--------------|---------------|---------------|--|--|
| Library | NAND NOR | NOT | XOR XNOR | AND OR | NAND3 NOR3 | XOR3 XNOR3 | | |
| UMC 180nm TSMC 65nm | 1.00 1.00 | 0.67 0.50 | 3.00 3.00 | 1.33 1.50 | 1.33 1.50 | 4.67 5.50 | | |

Jérémy Jean (ANSSI) / Optimizing Implementations of Lightweight Building Blocks

Contributions

Our Contribution: LIGHTER

- Synthesis of functions on small domain (4 and 8 bits)
- Graph-based algorithm finding efficient implementations
- **Two cases:** linear and nonlinear (bijective) functions
- C/C++ code available online:

http://jeremy.jean.free.fr/pub/fse2018_layer_implementations.tar.gz

Linear

- New metric for XOR count
- Up to 8 bits permutations
- Several new MDS matrices
- Improved implementations of known matrices

Nonlinear

- More general than linear case
- Tuned for any HW library
- Can target SW and HW
- Applications to several 4-bit lightweight Sboxes

Introduction Graph-Based Algorithm Nonlinear Functions Linear Functions Conclusion

Graph-Based Algorithm for Logic Synthesis

Let $\mathcal B$ a set of Boolean instructions, e.g.:

 $x \leftarrow x \oplus y$ $x \leftarrow x \lor y$ $x \leftarrow x \land y$ $x \leftarrow \neg x$

Graph Modelling

- Let G = (V, E) the weighted DAG with:
 - V: the set of all *n*-bit permutations
 - *E*: the set of edges between two vertices linked by an instruction of *B*
 - an edge using instruction $o \in \mathcal{B}$ is weighted by ||o||

Finding a small \mathcal{B} -implementation of F w.r.t. to $\|\cdot\|$ is equivalent to finding (one of) the shortest path $Id \to F$ in G

Norm Depends on Context

- **Hardware area optimization:** $\forall o \in \mathcal{B}$, ||o|| = #GE needed for o
- Software optimization: $\forall o \in \mathcal{B}$, ||o|| = 1all instructions have the same cost \Rightarrow minimize their number
- **FHE or masking:** ||NonLinear|| = 1000 and ||Linear|| = 1

Introduction Graph-Based Algorithm Nonlinear Functions Linear Functions Conclusion

Algorithm (High-Level)

Graph Traversal Algorithm

- Bidirectional Dijkstra's Algorithm (MITM-like approach)
- \blacksquare Successors of $v \in V\colon$ functions reachable from v by applying instructions in $\mathcal B$
- Need to invert some edges to get the implementation $(Id \rightarrow F)$



Jérémy Jean (ANSSI) / Optimizing Implementations of Lightweight Building Blocks

Introduction Graph-Based Algorithm Nonlinear Functions Linear Functions Conclusion

Instruction Set Heuristic

Examples of Invertible Instructions in ${\mathcal B}$





Consequences

- \checkmark Easy inversion of the backward subgraph (rooted on F)
- Makes the algorithm complexities smaller
- $m{\psi}$ Optimality only proven for implementations using ${\cal B}$
- Returned implementation not optimal on any instruction set

Application to Nonlinear Functions

Nonlinear Permutations: Goal and Previous Work

Goal

For a given library, find small circuits of a given nonlinear permutation w.r.t. the area of the final circuit

SAT-Based Approach by [Sto16]

- Encode the minimization problem to SAT
- **Several metrics:** # HW gates, depth, # SW instructions, ...
- **But:** no distinction between the gates (constant norm)
- **Open problem:** Possible to encode any norm in SAT?

Sbox Implementations from Cipher Designers

■ PRESENT ASIC implementation by A. Poschmann [BKL+07] \Rightarrow Size: 28 GE optimized for area and delay (UMC 180nm) \Rightarrow Improved to 22.33 GE by Osvik [YKPH11]

■ PICCOLO [SIH+11] Sbox chosen for low area \Rightarrow Size: 24 GE (130nm)

Method of Comparison

Fair Hardware Comparisons are Difficult

- We compare our algorithm to ABC [BM10] (state-of-the-art academic synthesizer)
- For a given Sbox, we perform synthesis in three cases: Using our algorithm from the table description (LUT)
 - Using ABC from the LUT
 - Using ABC from the netlist generated by our algorithm
- Optimization: area only
- Libraries: UMC 180nm and TSMC 65nm

Notes on Instructions Used and Libraries

- \blacksquare Let \mathcal{A} the set of all the gates from a given library
- **Our algorithm:** invertible combinations of gates in a subset of \mathcal{A}
- When running ABC, we let it use all gates in \mathcal{A}
- **So:** netlists from our algorithm can only be smaller on full \mathcal{A}

Nonlinear Permutations: Results on UMC 180nm

| Results | | | | | | | |
|--------------|----------------|-----------------|-----------------|--|--|--|--|
| Sbox | ABC (from LUT) | Ours (from LUT) | ABC (from ours) | | | | |
| PICCOLO | 21.00 GE | 13.00 GE | no improvement | | | | |
| SKINNY | 22.33 GE | 13.33 GE | no improvement | | | | |
| TWINE | 26.33 GE | 21.67 Ge | no improvement | | | | |
| PRESENT | 24.33 GE | 21.33 GE | no improvement | | | | |
| Rectangle | 25.33 GE | 18.33 GE | no improvement | | | | |
| LBlock S_0 | 20.33 GE | 16.33 GE | no improvement | | | | |

Remarks

- PRESENT: 21.33 GE, smallest known to date (used in [JMPS17]), however long critical path
- PICCOLO: the original NOR/XOR is replaced by OR/XNOR (3 transistors saved)

Results on UMC 180nm: PICCOLO

PICCOLO Sbox - 14 GE [SIH+11]





Application to Linear Functions

Linear Permutations: How To Count XORs

A Simple XOR Count: #XOR = 8 (d-XOR)

$$\begin{bmatrix} 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 0 \end{bmatrix} \begin{bmatrix} b_3 \\ b_2 \\ b_1 \\ b_0 \end{bmatrix} = \begin{bmatrix} b_3 \oplus b_2 \oplus b_0 \\ b_3 \oplus b_2 \oplus b_1 \\ b_3 \oplus b_2 \oplus b_1 \oplus b_0 \\ b_3 \oplus b_1 \end{bmatrix}$$

An Improved XOR Count: **#XOR = 4 (s-XOR)**



Linear Permutations: Results

Local Optimization

We applied the graph algorithm to the linear permutations of $GF(2^c)$ corresponding to field multiplications: $x \to \alpha x$, $\alpha \in GF(2^c)$

Results for Field Elements

Found optimal s-XOR implementations up to 12 XORs for matrix dimensions up to 8 (memory limitations)
For more than 12, we provide a heuristic (non-optimal results)
With more heuristics, we can consider higher dimensions
 (e.g., dimension 32 with the AES matrix, see next talk)

Results for MDS Matrices

■ Optimized s-XOR field elements \Rightarrow search for new MDS matrices ■ For instance, for 4×4 involutory matrices over GF(2⁴)

Conclusion and Future Works

Versatile Tool LIGHTER

- For crypto implementers (HW/SW): Finds efficient implementations of known functions
- For cipher designers: Helps choose building blocks
- For special crypto applications: FHE, masking, ...

The tool can be parameterized to many different scenarios

| Future Works | |
|---|-----------------|
| More complex hardware gates | (easy) |
| ■ Optimize for delay | (easy/moderate) |
| Search for new building blocks (no MITM) | (moderate) |
| Probabilistic version of the algorithm | (moderate) |
| ■ Remove (or relax) heuristic on invertible instruction | ns (hard) |

The End.

Thank you for your attention!

http://jeremy.jean.free.fr/pub/fse2018_layer_implementations.tar.gz

Jérémy Jean (ANSSI) / Optimizing Implementations of Lightweight Building Blocks