1.
Wang T, Zhang C, Zhang X, Gu D, Cao P. Optimized Hardware-Software Co-Design for Kyber and Dilithium on RISC-V SoC FPGA. TCHES [Internet]. 2024 Jul. 18 [cited 2025 Jan. 15];2024(3):99-135. Available from: https://tosc.iacr.org/index.php/TCHES/article/view/11671