D. Bellizia, “Learning Parity with Physical Noise: Imperfections, Reductions and FPGA Prototype”, TCHES, vol. 2021, no. 3, pp. 390–417, Jul. 2021, doi: 10.46586/tches.v2021.i3.390-417.