[1]
Müller, N. and Moradi, A. 2024. Automated Generation of Fault-Resistant Circuits. IACR Transactions on Cryptographic Hardware and Embedded Systems. 2024, 3 (Jul. 2024), 136–173. DOI:https://doi.org/10.46586/tches.v2024.i3.136-173.